This paper promise to research efforts in low power logic synthesis have so far been focused on AND based logic. Specifically, we propose technique for estimate minimum switching activity for AND trees. This allows make estimation switching activity for any types of logic library before decomposition.